timing_constraints_fig_1_en

Typical digital synchronous circuit