Synchronization stage for the synchronization of the data signal C‘ from the clock domain „Clock A“ to the clock domain „Clock B“
Synchronization stage for the synchronization of the data signal C‘ from the clock domain „Clock A“ to the clock domain „Clock B“